AMD Unveils Zen 6 Epyc 9006 Venice Processors

AMD debuts Epyc 9006 series with Zen 6 architecture, offering up to 256 cores, PCIe 6.0 support, and 12,800 MT/s MRDIMM compatibility.

AMD announced the Epyc 9006 processor series, codenamed Venice, at the AMD Advancing AI 2026 event on July 23, 2026. Built on the Zen 6 architecture, the lineup includes Socket SP7, Socket SP8, Venice-X, and Low Power (LP) variants. The flagship Epyc 9996 for Socket SP7 features 256 Zen 6c cores, 1,024 MB of L3 cache, and a 600W power specification with sixteen memory channels. In contrast, Socket SP8 solutions are capped at 128 cores and 400W across eight channels. Zen 6 classic variants offer up to 96 cores, while the 2027-bound Venice-X reaches 5.15 GHz with 1,152 MB of L3 cache. The Verano LP variant provides 72 cores at 5 GHz with LPDDR5X SOCAMM2 support. Initial deliveries target the Helios rack, with general availability starting in Q4 2026 and a broader rollout planned for 2027.


Phanteks Expands XT Series with Three ATX Cases

EA Probes Battlefield 6 RTX 50 Series Crashes

MSI Debuts $7,000 Titan 18 HX Dragon Edition

Framework Adjusts Laptop 13 Pro Pricing

SilverStone Details 3000W Hela 3000Rz PSU

Framework Previews Ryzen AI MAX+ 495 Desktop

ADATA Chairman Predicts 10-Year DRAM Shortage

AMD Advancing AI 2026: Epyc Venice and Helios Debut

AMD Developing Custom MI450 AI Accelerator for Meta

ASML to Raise Low-NA EUV Scanner Prices by 2028

Moonshot AI Kimi K3 Model Cuts Microsoft Costs

Samsung Develops 500-Layer V11 NAND for NVIDIA CMX

Modder Cools RTX 4060 With 2.5kg Aluminum Block

Costco Shopper Finds iBuyPower PC Deal for $1,220

Intel and SK Hynix Deny Ohio Factory Takeover

Google Developing Frozen v2 AI Server Chip

Huawei Kirin 9030 Features 32.5nm Metal Pitch

Z.ai Activates 1-Gigawatt Domestic Chip Data Center

Nvidia Debuts DLSS 5 for Real-Time 4K Performance

Intel Unveils 8000 MT/s DDR5 RDIMMs for Xeon 6